



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

N/

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/750,084	12/30/2003	Kwan-Yong Lim	00939H-087800US	1874
20350	7590	07/27/2005	EXAMINER	
TOWNSEND AND TOWNSEND AND CREW, LLP TWO EMBARCADERO CENTER EIGHTH FLOOR SAN FRANCISCO, CA 94111-3834			DANG, TRUNG Q	
		ART UNIT	PAPER NUMBER	2823

DATE MAILED: 07/27/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	10/750,084	LIM ET AL.
	Examiner Trung Dang	Art Unit 2823

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 11 May 2005.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-19 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) 13-19 is/are allowed.
- 6) Claim(s) 1-4 and 10-12 is/are rejected.
- 7) Claim(s) 5-9 is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date: _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date: _____ | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

2. Claims 1,3, 4, and 10 are rejected under 35 U.S.C. 102(e) as being anticipates by Kim et al. (US 6,800,907 of record).

With reference to Figs.3A-3C, the prior art teaches the claimed invention in that it discloses method for fabricating a transistor with a polymetal gate electrode structure, comprising the steps of:

forming a gate insulation layer **42** on a substrate **41**;

forming a patterned gate stack structure over the gate insulation layer, wherein the patterned stack structure includes a polysilicon layer **43** as a lower layer and

a metal layer **44** as an upper layer (Fig. 3A and col. 6, lines 20-23); forming a PETEOS (plasma enhanced chemical vapor deposition, wherein TEOS is a precursor gas) oxide capping layer **47** along a profile containing the patterned gate stack structure and on the gate insulation layer at a predetermined temperature (col. 6, lines 36-39) that prevents oxidation of the metal layer 44 (Fig. 3C and col. 7, lines 3-9), the oxide capping layer 47 including a horizontal portion and a vertical portion that together encloses the patterned gate stack structure (see Fig. 3A); and performing a gate re-oxidation process (Fig. 3C and related text).

Note that, since claim 1 employs “comprising” format, which do not exclude the etchback process of the reference, the oxide capping layer 47 of Fig. 3A reads on the claimed capping layer that includes a horizontal portion and a vertical portion that together encloses the patterned gate stack structure.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-3, 10-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Weimer et al. (US 6,291,868 of record) in view of Kim et al. as above.

With reference to Figs.1-2, the prior art teaches the claimed invention in that it discloses method for fabricating a transistor with a polymetal gate electrode structure, comprising the steps of:

forming a gate insulation layer **106** on a substrate **10** (col. 2, lines 56-67);
forming a patterned gate stack structure **112** on the gate insulation layer, wherein the patterned stack structure includes a polysilicon layer **104** as a lower layer and a metal layer **100** as an upper layer (col. 3, lines 52-55);
forming a CVD oxide spacers **114A**, **114B** as oxidation barriers along a profile containing the patterned gate stack structure and on the gate insulation layer at a predetermined temperature that prevents oxidation of the metal layer (col. 5, lines 14-21); and
performing a gate re-oxidation process (col. 5, lines 29-35).

Note that the CVD oxide spacers **114A** and **114B** are functioning as oxidation barriers therefore oxidation of the metal layer **100** is prevented. Also, see col. 5, lines 46-58 and col. 6, lines 1-5 for the disclosure of the re-oxidation process which employs selective oxidation of silicon over the metal, i.e., silicon is oxidized while the metal is not. Furthermore, the CVD (chemical vapor deposition) process inherently involves temperature so that decomposition of precursor gas can take place.

Weimer differs from the claims in not disclosing the claimed feature regarding the capping layer that includes a horizontal portion and a vertical portion that together encloses the patterned gate stack structure.

Kim discloses a conventional process in forming oxide spacers on a gate stack structure. That is, the oxide spacers are formed by conformally depositing an oxide layer covering the gate stack structure and then etching back the oxide layer to form spacers (see Fig. 3A and 3B).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Weimer's teaching by forming the CVD oxide spacers 114A, 114B using a conventional method as suggested by Kim because applying a knowledge generally available to one skilled in the art such as employing an old technique to make the same would have been obvious since it is well settle that the rationale to modify or combine the prior art does not have to be expressly stated in the prior art but may be reasoned from common knowledge in the art. In re Fine, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988); In re Jones, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992); In re Nilssen, 851 F.2d 1401, 1403, 7 USPQ2d 1500, 1502 (Fed. Cir. 1988). In additional, as noted above, since claim 1 employs "comprising" format, which do not exclude the etchback process, the conformally deposition of the oxide layer is readable on the claimed capping layer that includes a horizontal portion and a vertical portion that together encloses the patterned gate stack structure. Futhermore, as clearly shown in Kim, the CVD process in forming oxide spacers 114A, 114B inherently

involves a predetermined temperature so that decomposition of precursor gas can take place.

As for claims 2 and 11, see col. 3, lines 14-23 for the materials of the diffusion barrier layer 102.

Allowable Subject Matter

5. Claims 5-9 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

Claim 5 and its dependent claims are allowable over prior art of record for the limitation regarding the formation of the silicon-based capping layer through the use of ALD (atomic layer deposition) technique that prevents oxidation of the metal layer.

6. Claims 13-19 are allowed over prior art of record.

7. The following is an examiner's statement of reasons for allowance:

Independent claims 13 and 17 together with their dependent claims are allowed because the prior art of record does not teach or suggest the claimed processing step regarding the formation of a silicon oxide layer by performing an ALD technique that prevents oxidation of the metal layer in a polymetal gate stack structure.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably

Art Unit: 2823

accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Response to Arguments

8. Applicant's arguments with respect to claim 1 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

9. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2823

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Trung Dang whose telephone number is 571-272-1857. The examiner can normally be reached on Mon-Friday 9:30am-6:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 571-272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Trung Dang

Primary Examiner

Art Unit 2823

07/25/05